Appendix A

The LC-2 ISA

A.1 Overview

The Instruction Set Architecture (ISA) of the LC-2 is defined as follows:

- Memory address space 16 bits, corresponding to 2¹⁶ locations, each consisting of one word (16 bits). Addresses are numbered from 0 (i.e, x0000) to 65,535 (i.e., xFFFF). Addresses are used to identify memory locations and memory-mapped I/O device registers. For convenience, these locations are partitioned into 2⁷ pages of 2⁹ words each.
- General purpose registers Eight 16-bit registers, numbered from 000 to 111.
- Program counter A 16-bit register.
- **Bit numbering** Bits of all quantities are numbered, from right to left, starting with bit 0.
- Instructions Instructions are 16 bits wide. Bits [15:12] specify the opcode (operation to be performed), bits [11:0] provide further information that is needed to execute the instruction. Section A.3 provides further information on each of the 16 instructions.
- Condition codes The load instructions (LD, LDI, LDR, LEA) and the operate instructions (ADD, AND, and NOT) set the three condition codes, depending on whether the result is negative (N=1, Z=0, P=0), zero (N=0, Z=1, P=0), or positive (N=0, Z=0, P=1).
- Memory mapped I/O Input and output are handled by standard load/store instructions using memory addresses to designate each I/O device register.

Table A.1 lists each of the relevant device registers, along with the memory address it has been assigned in the LC-2.

Location	I/O Register Name	I/O Register Function
xF3FC	CRT status register	Also known as CRTSR. The ready bit (bit [15]) indicates if the video device is ready to receive another character to print on the screen.
xF3FF	CRT data register	Also known as CRTDR. A character written in the low byte of this register will be displayed on the screen.
xF400	Keyboard status register	Also known as KBSR. The ready bit (bit [15]) indicates if the keyboard has received a new character.
xF401	Keyboard data register	Also known as KBDR. Bits [7:0] contain the last character typed on the keyboard.
xF402	Machine control register	Also known as MCR. Bit [15] is the clock enable bit. When cleared, instruction processing stops.

Table A.1: Device register assignments

A.2 Notation

The notation in Table A.2 will be helpful in understanding the descriptions of the LC-2 instructions (Section A.3).

A.3 The Instruction Set

The 16 LC-2 instructions are summarized in Figure A.1 (page 432). On the following pages, the instructions are described in greater detail. For each instruction, we show the assembly language representation, the actual format of the 16-bit instruction, the operation of the instruction, an English-language description of the operation, and one or more examples of the instruction.

Notation	Meaning
xNumber	The number in hexadecimal notation.
$\# \mathrm{Number}$	The number in decimal notation.
A[l:r]	The field delimited by bit[l] on the left and bit[r] on the right, from the
	datum A. For example, if PC contains 0011001100111111, then
	PC[15:9] is 0011001. $PC[2:2]$ is 1. If 1 and r are the same bit
	number, the notation is usually abbreviated PC[2].
A @ B	Concatenation of A and B. For example, if A is $0011\ 001$ and B is $1\ 1100\ 1100$, A @ B = $0011\ 0011\ 1100\ 1100$.
BaseR	Base Register; one of R0R7, used in conjunction with a six-bit offset to compute Base+offset addresses.
page	The set of 2^9 consecutive memory locations whose addresses share the same high seven address bits.
DR	Destination Register; one of R0R7, which specifies where the result of an instruction should be written.
imm5	A five-bit immediate value; bits [4:0] of an instruction, when used as a
	literal (immediate) value. Taken as a 5-bit, 2's complement integer, it is sign-extended to 16 bits before it is used. Range: -1615.
index6	Six-bit immediate value; bits [5:0] of an instruction, when used in a
	Base+offset instruction. Taken as a six-bit unsigned integer, it is zero-extended to 16 bits before it is used. Range: 063.
LABEL	An assembler construct that identifies a location symbolically (i.e., by
211222	means of a name, rather than its 16-bit address).
L	Link bit; differentiates JSR from JMP and JSRR from JMPR instructions. If $L=1$ (JSR, JSRR), the value of the PC will be saved in R7. If $L=0$, the PC is <i>not</i> saved in R7.
mem[address]	Denotes the contents of memory at the given address.
PC	Program Counter; 16-bit, processor-internal register which contains the memory address of the <i>next</i> instruction to be fetched. For example, during execution of the instruction at address A, the PC contains address A+1.
pgoffset9	Nine bits that differentiate the 2^9 locations on a page. $PC[15:9]$ is concatenated with pgoffset9 to form a 16-bit memory address. Range 0511.
setcc(X)	Indicates that condition codes N, Z, and P are set based on the value of X. If X is negative, $N=1$, $Z=0$, $P=0$. If X is zero, $N=0$, $Z=1$, $P=0$. If X is positive, $N=0$, $Z=0$, $P=1$.
SEXT(A)	Sign-extend A. The most significant bit of A is replicated as many times as necessary to extend A to 16 bits. For example, if A = 110000, then SEXT(A) = 1111 1111 1111 0000.
SR, SR1, SR2	Source Register; one of R0R7 which specifies from where an instruction operand is obtained.
trapvect8	Eight-bit trap number used in the TRAP instruction. Range 0–255.
ZEXT(A)	Zero-extend A. Zeroes are appended to the left-most bit of A to extend it to 16 bits. For example, if A = 110000, then ZEXT(A) = 0000 0000 0011 0000.

Table A.2: Notational Conventions





Figure A.1: Formats of the 16 LC-2 instructions. NOTE: + indicates instructions that modify condition codes; * indicates that meaning and use of RTI is beyond the scope of this book.

ADD Addition

Assembler Formats

 $\begin{array}{c} \mathrm{ADD} \ \mathrm{DR}, \ \mathrm{SR1}, \ \mathrm{SR2} \\ \mathrm{ADD} \ \mathrm{DR}, \ \mathrm{SR1}, \ \mathrm{imm5} \end{array}$

Encodings



Operation

```
if (bit[5] == 0)
    DR = SR1 + SR2;
else
    DR = SR1 + SEXT(imm5);
setcc(DR);
```

Description

If bit [5] is 0, the second-source operand is obtained from SR2. If bit [5] is 1, the second-source operand is obtained by sign-extending the imm5 field to 16 bits. In both cases, the second source operand is added to the contents of SR1, and the result stored in DR. The condition codes are set, based on whether the result is negative, zero, or positive.

Examples


AND

Bitwise logical AND

Assembler Formats

```
AND DR, SR1, SR2
AND DR, SR1, imm5
```

Encodings



Operation

```
 \begin{array}{l} \mbox{if } (\mbox{bit}[5] == 0) \\ \mbox{DR} = \mbox{SR1 AND SR2}; \\ \mbox{else} \\ \mbox{DR} = \mbox{SR1 AND SEXT(imm5)}; \\ \mbox{setcc(DR)}; \end{array}
```

Description

If bit [5] is 0, the second-source operand is obtained from SR2. If bit [5] is 1, the second-source operand is obtained by sign-extending the imm5 field to 16 bits. In either case, the second-source operand and the contents of SR1 are bitwise ANDed, and the result stored in DR. The condition codes are set, based on whether the binary value produced, taken as a 2's complement integer, is negative, zero, or positive.

Examples

BR

Conditional Branch

Assembler Formats

${ m LABEL}$
LABEL

Encoding

ı	15			12	11	10	9	8								0
				1						1	1	1	1			
		000	0		n	z	p				p	goffse	et9			
l	1								1	1	1		1	- 1	- 1	1

Operation

```
if ((n AND N) OR (z AND Z) OR (p AND P)) PC = PC[15:9] @ pgoffset9;
```

Description

Test the condition codes specified by the state of bits [11:9]. If bit [11] is set, test N; if bit [11] is clear, do not test N. If bit [10] is set, test Z, etc. If any of the condition codes tested is set, branch to the location specified by pgoffset9 on the same page as the branch instruction,

Example

BRzp LOOP ; Branch to LOOP if the last result was zero or positive.

JSR JMP

Jump to Subroutine Jump

Assembler Formats

```
 \begin{array}{ll} \text{JSR LABEL} & \quad \text{(L = 1)} \\ \text{JMP LABEL} & \quad \text{(L = 0)} \\ \end{array}
```

Encoding



Operation

```
 \begin{aligned} & \text{if } (L == 1) \\ & \text{R7} = \text{PC}; \\ & \text{PC} = \text{PC}[15:9] @ \text{ pgoffset9}; \end{aligned}
```

Description

Unconditionally jump to the location specified by pgoffset9 on the same page as the JSR/JMP instruction. If the link bit L is set, the PC is saved in R7, enabling a subsequent return to the instruction physically following the JSR instruction.

Examples

 $\label{eq:JSR} JSR \quad FOO \quad \ ; \quad Jump \ to \ FOO, \ put \ return \ PC \ into \ R7.$

JMP FOO ; Jump to FOO.

JSRR Jump to Subroutine, Base+Offset JMPR Jump, Base+Offset

Assembler Formats

```
JSRR BaseR, index6 (L = 1)
JMPR BaseR, index6 (L = 0)
```

Encoding

1	15		12	11	10	9	8		6	5					0
			1									1	I		
		1100		L	0	0	I	BaseF	₹.			ind	ex6		
	1	1	1					1 1			ı	i .	I	i .	1

Operation

```
if (L == 1)
R7 = PC;
PC = BaseR + ZEXT(index6);
```

Description

Unconditionally jump to the location specified by adding ZEXT(index6) to the contents of the base register. If the link bit L is set, the PC is saved in R7, enabling a subsequent return to the instruction physically following the JSRR instruction.

Examples

```
JSRR R2, #10 ; Jump to R2 + #10, put return PC into R7. JMPR R2, #10 ; Jump to R2 + #10.
```

LD Load Direct

Assembler Format

LD DR, LABEL

Encoding



Operation

```
DR = mem[PC[15:9] @ pgoffset9];
setcc(DR);
```

Description

Load the register specified by DR from the location specified by pgoffset9 on the same page as the LD instruction. The condition codes are set, based on whether the value loaded is negative, zero, or positive.

Example

```
LD R4, COUNT ; R4 \leftarrow mem[COUNT].
```

LDI

Load Indirect

Assembler Format

LDI DR, LABEL

Encoding

1	15	12	11	9	8						0
- 1						1		l	I		
	1010		Ι	OR			pg	offse	t9		
ı				1		1	l		l		

Operation

DR = mem[mem[PC[15:9] @ pgoffset9]]; setcc(DR);

Description

Load the register specified by DR as follows: Construct an address by concatenating the top seven bits of the program counter with the pgoffset9 field of the LDI instruction. The contents of memory at that address is the address of the data to be loaded into DR. The condition codes are set, based on whether the value loaded is negative, zero, or positive.

Example

LDI R4, POINTER ; R4 \leftarrow mem[mem[POINTER]].


LDR

Load Base + Index

Assembler Format

LDR DR, BaseR, index6

Encoding



Operation

```
DR = mem[BaseR + ZEXT(index6)];
setcc(DR);
```

Description

Load the register specified by DR from the location specified by a base register and index, as follows: The index is zero-extended to 16 bits and added to the contents of BaseR to form a memory address. The contents of memory at this address are loaded into DR. The condition codes are set, based on whether the value loaded is negative, zero, or positive.

Example

```
LDR R4, R2, #10 ; R4 \leftarrow contents of mem[R2 + #10].
```

LEA

Load Effective Address

Assembler Format

LEA DR, LABEL

Encoding



Operation

DR = PC[15:9] @ pgoffset9; setcc(DR);

Description

Load the register specified by DR with the address formed by concatenating the top seven bits of the program counter with the pgoffset9 field of the instruction. The condition codes are set, based on whether the value loaded is negative, zero, or positive.

Example

LEA R4, FOO ; R4 \leftarrow address of FOO.

NOT

Bitwise Complement

Assembler Format

NOT DR, SR

Encoding



Operation

```
DR = NOT(SR);

setcc(DR);
```

Description

Perform the bitwise complement operation on the contents of SR and place the result in DR. The condition codes are set.

Example

```
NOT R4, R2 ; R4 \leftarrow NOT(R2).
```

RET

Return from Subroutine

Assembler Format

RET

Encoding



Operation

PC = R7;

Description

Load the PC with the value in R7. This causes a return from a previous JSR or JSRR instruction.

Example

RET ; $PC \leftarrow R7$.


RTI

Return from Interrupt

Assembler Format

RTI

Encoding



Operation

```
NZP = mem[R6];

R6 = R6 - 1;

PC = mem[R6];

R6 = R6 - 1;
```

Description

Pop the top two elements off the stack; load them into NZP, PC.

Example

```
RTI; NZP, PC \leftarrow top two values popped off stack.
```

Notes

On an external interrupt, the initiating sequence pushes the current PC onto the stack before loading the PC with the starting address of the service routine. The last instruction in the service routine is RTI, which returns control to the interrupted program by popping the stack and loading the value popped into the PC. (This instruction is included in this appendix for completeness. Its purpose and use are beyond the scope of what is normally covered in an introductory textbook.)

475

Store Direct

Assembler Format

ST SR, LABEL

Encoding



Operation

mem[PC[15:9] @ pgoffset9] = SR;

Description

Store the contents of the register specified by SR into the memory location specified by pgoffset9 on the same page as the ST instruction.

Example

ST R4, COUNT ; $mem[COUNT] \leftarrow R4$.

STI

Store Indirect

Assembler Format

STI SR, LABEL

Encoding



Operation

mem[mem[PC[15:9] @ pgoffset9]] = SR;

Description

Store the contents of the register specified by SR into the memory location whose address is obtained as follows: Construct an address by concatenating the top seven bits of the program counter with the pgoffset9 field of the STI instruction. The contents of memory at that address is the address of the location to which the data in SR is to be stored.

Example

STI R4, POINTER ; $mem[mem[POINTER]] \leftarrow R4$.


STR

Store Base+Offset

Assembler Format

STR SR, BaseR, index6

Encoding



Operation

mem[BaseR + ZEXT(index6)] = SR;

Description

Store the contents of the register specified by SR into the memory location whose address is specified as follows: The six-bit offset is zero-extended to 16 bits and added to the contents of BaseR to form a memory address. This is the address of the location into which the contents of SR is to be stored.

Example

STR R4, R2, #10 ; $mem[R2 + #10] \leftarrow R4$.

TRAP

Operating System Call

Assembler Format

TRAP trapvector8

Encoding



Operation

```
R7 = PC;
PC = mem[ZEXT(trapvect8)];
```

Description

Load the PC with the contents of the memory location obtained by zero-extending trapvector8 to 16 bits. This is the starting address of the system call specified by trapvector8. Load R7 with the PC, which enables a return to the instruction physically following the TRAP instruction in the original program after the service routine has completed.

Example

```
TRAP x23 ; Direct the operating system to execute the ; IN system call.
```

Notes

Memory locations x0020 through x00FF, 192 in all, are available to contain starting addresses for system calls specified by their corresponding trapvectors. This region of memory is called the trap vector table. See Table A.3. Memory locations x0000 through x001F are not part of the trap vector table; therefore, x00 through x1F may not be used as trapvectors.

TRAP Number	Assembler Name	Description
x20	GETC	Read a single character from the keyboard. The character is not echoed onto the console. Its ASCII code is copied into R0. The high eight bits of R0 are cleared.
x21	OUT	Write a character in R0[7:0] to the console.
x22	PUTS	Write a string pointed to by R0 to the console.
x23	IN	Print a prompt on the screen and read a single character from the keyboard. The character is echoed onto the console, and its ASCII code is copied into R0. The high eight bits of R0 are cleared.
x25	$_{ m HALT}$	Halt execution and print a message on the console.

Table A.3: TRAP vector table