

# The Potential of Synergistic Static, Dynamic and Speculative Loop Nest Optimizations for Automatic Parallelization

Riyadh Baghdadi<sup>1</sup>, Albert Cohen<sup>1</sup>,  
Cedric Bastoul<sup>1</sup>, Louis-Noël Pouchet<sup>2</sup> and Lawrence Rauchwerger<sup>3</sup>  
<sup>1</sup> INRIA Saclay and LRI, Paris-Sud 11 University  
<sup>2</sup> The Ohio State University <sup>3</sup> Dept. of Computer Science and Engineering, Texas A&M University

## 1. Introduction

Research in automatic parallelization of loop-centric programs started with static analysis, then broadened its arsenal to include dynamic inspection-execution and speculative execution, the best results involving hybrid static-dynamic schemes. Beyond the detection of parallelism in a sequential program, scalable parallelization on many-core processors involves hard and interesting parallelism adaptation and mapping challenges. These challenges include tailoring data locality to the memory hierarchy, structuring independent tasks hierarchically to exploit multiple levels of parallelism, tuning the synchronization grain, balancing the execution load, decoupling the execution into thread-level pipelines, and leveraging heterogeneous hardware with specialized accelerators.

The polyhedral framework allows to model, construct and apply very complex loop nest transformations addressing most of the parallelism adaptation and mapping challenges. But apart from hardware-specific, back-end oriented transformations (if-conversion, trace scheduling, value prediction), loop nest optimization has essentially ignored dynamic and speculative techniques. Research in polyhedral compilation recently reached a significant milestone towards the support of dynamic, data-dependent control flow. This opens a large avenue for blending dynamic analyses and speculative techniques with advanced loop nest optimizations. Selecting real-world examples from SPEC benchmarks and numerical kernels, we make a case for the design of synergistic static, dynamic and speculative loop transformation techniques. We also sketch the embedding of dynamic information, including speculative assumptions, in the heart of affine transformation search spaces.

## 2. Experimental Study

We consider four motivating benchmarks, illustrating three combinations of dynamic analyses and loop transformations.

Our experiments target three multicore platforms:

- 2-socket quad-core Intel Xeon E5430, 2.66GHz, 16GB RAM — 8 cores;
- 4-socket quad-core AMD Opteron 8380, 2.50GHz, 64GB RAM — 16 cores;
- 4-socket hexa-core Intel Xeon E7450, 2.40GHz, 64GB RAM — 24 cores.

We use OpenMP as the target of automatic and manual transformations. Baseline and optimized codes were compiled with Intel's compiler ICC 11.0, with options `-fast -parallel -openmp`.

### 2.1 Dynamic techniques may be neither necessary nor profitable

The SPEC CPU2000 183.quake and 179.art benchmarks have frequently been used to motivate dynamic parallelization techniques. We show that static transformation and parallelization techniques can easily be extended to handle the limited degree of data-dependent behavior in these programs.

Figure 1 shows the `smvp()` function of `quake`, well known for its “sparse” reduction pattern (a histogram computation). The value of `co1` is read from an array; it is not possible to establish at compilation time whether and when dependences will occur upon accumulating on `w[co1][0]`. Zhuang et al. [14] used automatically generated inspection slices to parallelize this loop. The inspector slice is a simplified version of the original loop to anticipate the detection of dynamic dependences. In the case of `quake`, it computes the values of `co1` within a sliding window of loop iterations to detect possible conflicts and build a safe schedule at run-time.

Speculation has also been used to handle unpredictable memory accesses in `quake`. Oancea et al. [7] implemented a speculative system to spot conflicts at runtime. When a thread detects a dependence violation, it kills other speculative threads and rolls back. If the number of rollbacks exceeds 1%, the execution proceeds in serial mode. This approach is similar to [6] which uses transactional memory to implement thread-level speculation to parallelize `quake`. Speculation is an interesting solution for dynamic parallelization, but has a high overhead due to memory access tracing, dependence checking, rollback and/or commit overhead.

Interestingly, in the case of `quake`, one may avoid inspection and speculation altogether. It is sufficient to enforce atomic execution of the sparse reduction to `w[co1][0]`. This can be done with hardware atomic instructions. An alternative is to privatize the `w` array to implement a conflict-free parallel reduction. This induces some overhead to scan the private arrays (as many as concurrent threads) and sum up the partial accumulation results.

In the case of `art`, atomic execution of the tailing part of the `match()` function is also sufficient to make an outer loop parallel, see Figure 2. Since we are also dealing with a reduction, the privatization alternative applies as well.

Figure 3 compares the speedup results of static loop transformation vs. speculative conflict management with Intel's McRT Software Transactional Memory (STM) [12]. We run the full benchmark programs on their ref dataset. For `quake`, the static version uses a hardware atomic instruction version. The STM version fails to deliver any speedup while the version with hardware atomic instructions scales reasonably well.<sup>1</sup> For `art`, the static version uses privatization. The critical section is executed rarely and the grain

<sup>1</sup> As already pointed out in [3].

```

for (i=0; i<nodes; i++) {
  Anext = Aindex[i];
  Alast = Aindex[i+1];

  sum0 = A[Anext][0][0]*v[i][0]+
  A[Anext][0][1]*v[i][1]+
  A[Anext][0][2]*v[i][2];

  Anext++;
  while (Anext<Alast) {
    col = Acol[Anext];

    sum0 += A[Anext][0][0]*v[col][0]+
    A[Anext][0][1]*v[col][1]+
    A[Anext][0][2]*v[col][2];

    // Sparse reduction
    w[col][0] += A[Anext][0][0]*v[i][0]+
    A[Anext][1][0]*v[i][1]+
    A[Anext][2][0]*v[i][2];

    Anext++;
  }
  w[i][0] += sum0;
}

```

Figure 1. quake, core of the smvp() function

```

if (match_confidence > highest_confidence[winner]) {
  highest_confidence[winner] = match_confidence;
  set_high[winner] = TRUE;
}

```

Figure 2. art, end of the match() function

of parallelism is much bigger, which allows the STM version to yield some speedups although the statically privatized version still performs better.

We also conducted experiments with different datasets. In the case of quake, it has a tremendous impact on the relative performance of the static privatization and hardware atomic versions, as shown in Figure 4. With the smaller train dataset, the privatization version outperforms the hardware atomic version because the private arrays fit in the cache and privatization removes all contention on the hardware atomic instructions. As a side effect, this result advocates for an adaptive compilation scheme generating multiple versions and a decision tree to dynamically select the most appropriate version depending on program behavior and/or on features of the input data.

For both benchmarks, we expect more complex loop transformations like loop tiling to further improve scalability. But we could not yet find a tool to automate the process. Instead of pursuing the manual transformation exploration, we prefer to test this hypothesis on another set of benchmarks more amenable to automatic parallelization with classical loop transformation tools. This will be the subject of the next section.

	Static only			STM		
	8	16	24	8	16	24
quake	2.71	6.51	7.18	0.22	0.34	0.24
art	3.69	4.29	4.26	3.60	3.69	3.98

Figure 3. Speedups for quake and art

## 2.2 Complex loop transformations on data-dependent control flow

Dynamic inspection and speculation are very appropriate for quake, but we showed that it is not strictly needed to resort to dynamic analysis to achieve good performance. Moreover it is not always possible to generate lightweight instrumentation slices or

	train(small)			ref		
	8	16	24	8	16	24
Locks	0.15	0.21	0.09	0.17	0.22	0.12
STM	0.21	0.27	0.16	0.22	0.34	0.24
HW atomic	3.18	5.84	5.73	2.71	6.51	7.18
Privatization	5.13	6.32	6.01	1.48	2.78	2.04

Figure 4. Speedups for variants of quake on train and ref datasets

profitable speculation schemes in general [9]. A good example where we can not extract an efficient inspector is the Givens rotation kernel in Figure 5. It features two nested data-dependent conditions to distinguish between different complex sine/cosine computations. These conditions prevent optimization and parallelization in classical frameworks restricted to affine conditional expressions and loop bounds [2,5].

There are loop-carried dependences from and to all three conditional branches. These are flow dependences and cannot be eliminated by array expansion (privatization, renaming) techniques. No dynamic parallelism detection method alone can find scalable parallelism on this example: it may only extract parallelism in the inner loops (which can also be extracted with static techniques, but does not bring significant performance benefit). The loop nest must be transformed to express coarser grain parallelism at the outer loop level. This is the specialty of affine transformations in the polyhedral framework: here, a composition of privatization, loop skewing and loop tiling would be possible [5]. The question is how to automate this transformation.

Fortunately, profiling the kernel shows that the third (`else`) branch is almost always executed on dense matrices. With the assumption that the third branch is almost always executed, one may speculatively ignore the dependences arising from the first two branches. Even better, one may virtually eliminate the `if` conditionals from the loop nest, yielding a static control loop nest. With these assumptions PLUTO [2] is able to tile the loop nest, which greatly enhance the scalability of the parallelization. The first part of result is shown in Figure 6.<sup>2</sup> As announced earlier, it is more complex than tiling: the loop nest also needs to be skewed to allow the outer loops to be permuted. This transformation is always correct, even when the control flow takes one of the two cold branches. It happens to preserve the dependences arising from the two cold branches as well. We are in an ideal situation where the speculative assumption offers extra flexibility in applying complex transformations, but does not incur any runtime overhead. The end result is a  $7.02\times$  speedup on 8 cores for  $5000 \times 5000$  matrices, see Figure 8.

Interestingly, the fact that dependences are compatible with a composition and loop skewing and loop tiling can also be captured with conservative, purely static methods, as demonstrated by Benabderrahmane et al. [1], resulting in the exact same code.

## 2.3 Dynamic techniques helping loop transformations

In the previous experiments, different static methods were always capable of extracting scalable parallelism. Figure 7 shows the forward elimination step of the Gauss-J kernel, a Gauss-Jordan elimination algorithm looking for zero diagonal elements at each elimination step. Pivoting is the main source of data-dependent control flow.

Just like the Givens rotation kernel, a combination of skewing and tiling is required to achieve the best performance. Static analy-

<sup>2</sup>`floor(n, d)` and `ceil(n, d)` implement  $n/d$  and  $(n + d - 1)/d$  respectively, where  $/$  is the Euclidian division and not the truncating integer division of C and most ISAs.

```

for (k=0; k<N; k++) {
  for (i=0; i<M-1-k; i++) {
    if (A_r[i+1][k] == 0.0 && A_i[i+1][k] == 0.0) {
      // Data-dependent condition, rarely executed
      for (j=k; j<N; j++) {
        t1_r = A_r[i+1][j];
        t1_i = A_i[i+1][j];
        t2_r = A_r[i][j];
        t2_i = A_i[i][j];
        A_r[i][j] = t1_r;
        A_i[i][j] = t1_i;
        A_r[i+1][j] = t2_r;
        A_i[i+1][j] = t2_i;
      }
    } else if (A_r[i][k] == 0.0 && A_i[i][k] == 0.0) {
      // Data-dependent condition, rarely executed
      ng = sqrt(A_r[i+1][k]*A_r[i+1][k]
        + A_i[i+1][k]*A_i[i+1][k]);
      s_r = A_r[i+1][k] / ng;
      s_i = -A_i[i+1][k] / ng;
      for (j=k; j<N; j++) {
        t1_r = -s_r*A_r[i][j] - s_i*A_i[i][j];
        t1_i = -s_r*A_i[i][j] + s_i*A_r[i][j];
        t2_r = s_r*A_r[i+1][j] - s_i*A_i[i+1][j];
        t2_i = s_r*A_i[i+1][j] + s_i*A_r[i+1][j];
        A_r[i][j] = t1_r;
        A_i[i][j] = t1_i;
        A_r[i+1][j] = t2_r;
        A_i[i+1][j] = t2_i;
      }
    } else {
      // Most frequently executed case
      nm = sqrt(A_r[i][k] * A_r[i][k] + A_i[i][k] * A_i[i][k] +
        A_r[i+1][k] * A_r[i+1][k] + A_i[i+1][k] * A_i[i+1][k]);
      nf = sqrt(A_r[i][k] * A_r[i][k] + A_i[i][k] * A_i[i][k]);
      sig_r = A_r[i][k] / nf;
      sig_i = A_i[i][k] / nf;
      c_r = nf / nm;
      s_r = (sig_r * A_r[i+1][k] + sig_i * A_i[i+1][k]) / nm;
      s_i = (sig_i * A_r[i+1][k] - sig_r * -A_i[i+1][k]) / nm;
      for (j=k; j<N; j++) {
        t1_r = -s_r*A_r[i][j] - s_i*A_i[i][j] + c_r*A_r[i+1][j];
        t1_i = -s_r*A_i[i][j] + s_i*A_r[i][j] + c_r*A_i[i+1][j];
        t2_r = c_r*A_r[i][j] + s_r*A_r[i+1][j] - s_i*A_i[i+1][j];
        t2_i = c_r*A_i[i][j] + s_r*A_i[i+1][j] + s_i*A_r[i+1][j];
        A_r[i][j] = t1_r;
        A_i[i][j] = t1_i;
        A_r[i+1][j] = t2_r;
        A_i[i+1][j] = t2_i;
      }
    }
  }
}

```

Figure 5. Givens kernel

sis alone only extracts parallelism on the intermediate  $i$  loop, leading to a weak  $1.5\times$  speedup on 8 cores. Dynamic analysis amounts to speculatively assuming that diagonal elements are not null, hence that row permutations will be infrequent. Such a speculative assumption can be used to enable more aggressive loop transformations: it “virtually” eliminates the dependences due to row permutations, and enables PLUTO to discover the composition of skewing and tiling we were hoping for. The transformed loop nest follows a similar pattern as Givens, with extra conflict detection code. It may lead to sequential recomputation of the algorithm on the south-western part of the matrix defined by an offending diagonal coefficient.

Figure 8 shows the ideal results on a  $10000\times 10000$  random matrix where pivoting is never required. Coarse grain parallelization and locality optimization through tiling yield a super-linear  $10.54\times$  speedup (both original and transformed versions are automatically and fully vectorized).

```

// Skewed and tiled outer loops
for (c0=-1; c0<min(floor(M-2, 16), floor(N+M-3, 32)); c0++) {
  lb1 = max(max(max(0, ceil(32*c0-M+2,32)),
    ceil(32*c0-N+1, 32)), ceil(32*c0-31,64));
  ub1 = min(floor(M-2, 32), floor(32*c0+31, 32));

  // Parallel loop on coarse-grain blocks
  #pragma omp parallel for shared(c0,lb1,ub1) \
    private(c1,c2,c3,c4,cond1,cond2)
  for (c1=lb1; c1<ub1; c1++) {
    if (c0 <= c1) {
      for (c3=max(0,32*c1);c3<=min(M-2,32*c1+31);c3++) {
        cond1 = (A_r[c3+1][0] == 0.0 && A_i[c3+1][0] == 0.0);
        cond2 = (A_r[c3][0] == 0.0 && A_i[c3][0] == 0.0);
        if (cond1) {
          for (c4=0;c4<=N-1;c4++) {
            t1_r = A_r[c3+1][c4];
            t1_i = A_i[c3+1][c4];
            t2_r = A_r[c3][c4];
            t2_i = A_i[c3][c4];
            A_r[c3][c4] = t1_r;
            A_i[c3][c4] = t1_i;
            A_r[c3+1][c4] = t2_r;
            A_i[c3+1][c4] = t2_i;
          }
        } else if (cond2) {
          ng = sqrt(A_r[c3+1][0]*A_r[c3+1][0]
            + A_i[c3+1][0]*A_i[c3+1][0]);
          s_r = A_r[c3+1][0] / ng;
          s_i = -A_i[c3+1][0] / ng;
          for (c4=0;c4<=N-1;c4++) {
            t1_r = -s_r*A_r[c3][c4] - s_i*A_i[c3][c4];
            t1_i = -s_r*A_i[c3][c4] + s_i*A_r[c3][c4];
            t2_r = s_r*A_r[c3+1][c4] - s_i*A_i[c3+1][c4];
            t2_i = s_r*A_i[c3+1][c4] + s_i*A_r[c3+1][c4];
            A_r[c3][c4] = t1_r;
            A_i[c3][c4] = t1_i;
            A_r[c3+1][c4] = t2_r;
            A_i[c3+1][c4] = t2_i;
          }
        } else {
          nm = sqrt(A_r[c3][0]*A_r[c3][0]
            + A_i[c3][0]*A_i[c3][0]
            + A_r[c3+1][0]*A_r[c3+1][0]
            + A_i[c3+1][0]*A_i[c3+1][0]);
          nf = sqrt(A_r[c3][0] * A_r[c3][0]
            + A_i[c3][0] * A_i[c3][0]);
          sig_r = A_r[c3][0] / nf;
          sig_i = A_i[c3][0] / nf;
          c_r = nf/nm;
          s_r = (sig_r*A_r[c3+1][0] + sig_i*A_i[c3+1][0]) / nm;
          s_i = (sig_i*A_r[c3+1][0] - sig_r*A_i[c3+1][0]) / nm;
          for (c4=0;c4<=N-1;c4++) {
            t1_r = -s_r*A_r[c3][c4] - s_i*A_i[c3][c4]
              + c_r*A_r[c3+1][c4];
            t1_i = -s_r*A_i[c3][c4] + s_i*A_r[c3][c4]
              + c_r*A_i[c3+1][c4];
            t2_r = c_r*A_r[c3][c4] + s_r*A_r[c3+1][c4]
              - s_i*A_i[c3+1][c4];
            t2_i = c_r*A_i[c3][c4] + s_r*A_i[c3+1][c4]
              + s_i*A_r[c3+1][c4];
            A_r[c3][c4] = t1_r;
            A_i[c3][c4] = t1_i;
            A_r[c3+1][c4] = t2_r;
            A_i[c3+1][c4] = t2_i;
          }
        }
      }
    }
  }
}
/* And much more */

```

Figure 6. Optimized Givens kernel (part)

In practice, the speculation always succeeds in the case of positive definite matrices.<sup>3</sup> Positive definite matrices have other interesting properties such as being nonsingular, having its largest element on the diagonal, and having all positive diagonal elements. No (partial) pivoting is necessary for a strictly column diagonally

<sup>3</sup> A matrix  $A$  is positive definite if  $\mathbf{x}^T A \mathbf{x} > 0$  for all nonzero  $\mathbf{x}$ .

```

for (k=1; k<=n-1; ++k)
{
  // Make sure that diagonal element is not null
  // 1st data-dependent condition
  if (a[k][k] == 0)
  {
    amax = abs(a[k][k]);
    m = k;
    for (i=k+1; i<=n; i++)
      // Find the row with largest pivot
    for (i=k+1; i<=n; i++) {
      aabs = abs(a[i][k]);
      // 2nd data-dependent condition
      if (aabs > amax) {
        amax = aabs;
        m = i;
      }
    }
  }

  // Row permutation
  // 3rd data-dependent condition
  if (m != k) {
    swap(b[m], b[k]);
    for (j=k; j<=n; j++) {
      swap(a[k][j], a[m][j]);
    }
  }
}

// Update a[][]
for (i=k+1; i<=n; i++) {
  xfac = a[i][k] / a[k][k];
  for (j=k+1; j<=n; j++) {
    a[i][j] = a[i][j] - xfac*a[k][j];
  }
  b[i] = b[i] - xfac*b[k];
}
}

```

Figure 7. Forward reduction step of Gauss-J

	Static	Synergistic
Givens	1	7.02
Gauss-J	1.5	10.54

Figure 8. Givens and (ideal) Gauss-J speedups on the 8-core target

dominant matrix when performing Gaussian elimination or LU factorization. Fortunately, many matrices that arise in finite element methods are diagonally dominant: Figure 9 shows the speedups of Gauss-J running on different matrices of the Harwell-Boeing collection. Performance variations are due to the matrix size and mis-speculations.

	Synergistic	Misspeculations	Size
bcsstruc2	2.72	0	1806 × 1806
watt	2.96	0	1856 × 1856
oilgen	3.54	0	2205 × 2205
econaus	0.83	11	2529 × 2529
psmigr	4.46	0	3140 × 3140
gemat11	0.88	2429	4929 × 4929

Figure 9. Gauss-J speedups on the 8-core target, with different Harwell-Boeing matrices

### 3. Towards Synergistic Transformations and Dynamic Analyses

The previous experiments show that loop transformations can be very profitable on dynamic, data-dependent control flow. Some-

times, conservative results of static analyses are sufficient to enable these transformations and achieve scalable parallelism. But our point is not to oppose static and dynamic methods. It is much more interesting to study the impact of dynamic information on the effectiveness of loop nest transformations, and to exploit static analysis knowledge to focus the dynamic analysis effort.

The Gauss-J kernel shows that excellent results can be expected when operating dynamic analyses (inspection, speculation) and aggressive loop nest optimizations in synergy. Indeed, we expect that the benefits of static and dynamic methods can nurture each other in a large number of parallelization and loop transformation problems. Under conservative analysis hypotheses, it may be possible to transform the control flow to generate more efficient dynamic analysis code; the result of these analyses may authorize bolder hypotheses on the dependences (speculative or not), which in turn open for more aggressive loop transformations.

Our study is still too preliminary to demonstrate the effective profitability of such a synergistic approach on full applications. However, it is already possible to sketch the principles of a polyhedral compilation framework embedding dynamic information into its search space construction, and generating inspection, conflict detection and/or recovery code automatically (and on demand).

The polyhedral framework captures three important components of the semantics of a loop nest in a rich, algebraic framework. These components are the iteration domains (the set of loop iterations) of all statements, the access functions for all array references in these statements, and multidimensional scheduling functions to capture the relative ordering of the statement iterations. These three components are represented as systems of affine inequalities (unions of convex polyhedra). Affine transformations are pushing their way into production compilers, including GCC [13] and IBM XL, leveraging two unique advantages:

- arbitrarily complex compositions of loop transformations can be represented, while offering a flexible framework to validate their legality [5];
- well-structured search spaces can be built, allowing the design effective heuristics to derive such complex sequences of loop transformations automatically, addressing the parallelism and locality interplay of modern architectures [2,4].

The recent work of Benabderrahmane et al. extends the applicability of the polyhedral framework to data-dependent control flow [1], but it still relies on conservative results from static analysis. There is a clear opportunity to refine the set of affine dependence constraints defining the search space of affine transformations. The main challenge is to capture the *outcome* of the data-dependent condition of an inspection or conflict detection slice. The condition itself cannot be precisely characterized statically (otherwise there would be no justification for dynamic analysis); but it has been generated by a previous compilation pass that can be designed to retain the causal relation between the outcome of the condition and the presence of a dependence constraint over a specific set of statement instances.

For example, considering Gauss-J again, a negative outcome of the first data-dependent condition  $a[k][k] == 0$  guarantees the absence of any dependence involving the row-swapping statements. This is the very speculative hypothesis that enabled loop tiling, improving locality and reducing synchronization overhead.

Since dynamic techniques can also benefit from loop transformations to become more effective and mitigate their intrinsic overhead, it would be ideal to derive the inspection, conflict detection or recovery code from the assumptions made in the polyhedral representation itself. For example, a parallelization heuristic may choose to weight dependences according to their likelihood to occur at runtime (based on profile data), and to ignore some of these depen-

dences when looking for profitable affine transformations. Once a good candidate composition of loop transformations is found, the polyhedral code generator produces not only the transformed (parallel) loop nest, but also the interleaved dynamic analysis code to validate the original assumption. This is exactly the principle of hybrid analysis by Rus et al. [11], but extended beyond parallelism detection and towards the validation of arbitrarily complex loop nest transformations.

Considering Gauss-J once again, an expert programmer can easily guess that the first data-dependent condition has a good predictability potential on some relevant classes of matrices, and that the second data-dependent condition  $aabs > amax$  is very unlikely to be a relevant candidate for speculation because it amounts to precisely predicting the row of the maximum pivot. A compiler looking for speculative execution points may not be able to figure this out statically, but it can rely on offline profiling, or multiversioning and online profiling. Before opting for a more expensive speculation strategy, the compiler can leverage static dependence information to discover that a lightweight inspection scheme is not sufficient to enable loop tiling: the permutation-hampering dependences would be detected too late, until after the completion of the  $i$  loop of the update part. In addition, the compiler can also use static dependence information to figure out the actual impact of the speculative hypothesis. Speculating on the negative outcome of the first condition is sufficient to enable loop tiling, but a highly predictable condition that does not help refining the dependence constraints is unlikely to be a good speculation candidate in general. Both predictability and dependence disambiguation are required: this is exactly the objective of the sensitivity analysis by Rus et al. [10], which we would like to revisit in the context of polyhedral compilation.

#### 4. Conclusion

This paper does not attempt to be complete, in terms of state-of-the-art transformations or dynamic analysis techniques. Our goal is to study whether the effectiveness of parallelizing compilers can or cannot be improved when blending static and dynamic techniques rather than opposing them. Our findings show that there is a strong potential in following this path:

- aggressive loop nest optimizations are required for scalability, and it is possible to enable them on data-dependent control-flow;
- it is possible and profitable to leverage dynamic analysis information to enhance the effectiveness and applicability of loop transformations.

We also sketched how to embed dynamic information into affine transformation spaces, while synthesizing inspection and/or speculation code automatically.

We are working on fully automating these techniques. We also plan to extend parallelism detection among acyclic control-flow regions nested into loop nests, combining affine loop transformations with decoupled software pipelining [8].

#### References

[1] M.-W. Benabderrahmane, L.-N. Pouchet, A. Cohen, and C. Bastoul. The polyhedral model is more widely applicable than you think. In *Proceedings of the International Conference on Compiler Construction (ETAPS CC'10)*, LNCS, Paphos, Cyprus, Mar. 2010. Springer-Verlag.

[2] U. Bondhugula, A. Hartono, J. Ramanujam, and P. Sadayappan. A practical automatic polyhedral parallelization and locality optimization system. In *ACM SIGPLAN Conf. on Programming Languages*

*Design and Implementation (PLDI'08)*, Tucson, AZ, USA, June 2008.

- [3] C. Cascaval, C. Blundell, M. Michael, H. W. Cain, P. Wu, S. Chiras, and S. Chatterjee. Software transactional memory: why is it only a research toy? *Commun. ACM*, 51(11):40–46, 2008.
- [4] P. Feautrier. Some efficient solutions to the affine scheduling problem, part II: multidimensional time. *Intl. J. of Parallel Programming*, 21(6):389–420, Dec. 1992.
- [5] S. Girbal, N. Vasilache, C. Bastoul, A. Cohen, D. Parelo, M. Sigler, and O. Temam. Semi-automatic composition of loop transformations for deep parallelism and memory hierarchies. *Intl. J. of Parallel Programming*, 34(3):261–317, June 2006. Special issue on Microgrids.
- [6] M. Mehrara, J. Hao, P. Hsu, and S. Mahlke. Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory. In *Proceedings of the 2009 ACM SIGPLAN conference on Programming language design and implementation*, pages 166–176, Dublin, Ireland, 2009. ACM.
- [7] C. E. Oancea, A. Mycroft, and T. Harris. A lightweight in-place implementation for software thread-level speculation. In *Proceedings of the twenty-first annual symposium on Parallelism in algorithms and architectures*, pages 223–232, Calgary, AB, Canada, 2009. ACM.
- [8] G. Ottoni, R. Rangan, A. Stoler, and D. I. August. Automatic thread extraction with decoupled software pipelining. In *Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture*, pages 105–118, Barcelona, Spain, 2005. IEEE Computer Society.
- [9] L. Rauchwerger. Run-time parallelization: its time has come. *Journal of Parallel Computing*, 24(3-4), 1998.
- [10] S. Rus, M. Pennings, and L. Rauchwerger. Sensitivity analysis for automatic parallelization on multi-cores. In *Proceedings of the 21st annual international conference on Supercomputing*, pages 263–273, Seattle, Washington, 2007. ACM.
- [11] S. Rus, L. Rauchwerger, and J. Hoeflinger. Hybrid analysis: Static & dynamic memory reference analysis. *International Journal of Parallel Programming*, 31(4):251–283, 2003.
- [12] B. Saha, A. Adl-Tabatabai, R. L. Hudson, C. C. Minh, and B. Hertzberg. McRT-STM: a high performance software transactional memory system for a multi-core runtime. In *Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming*, pages 187–197, New York, New York, USA, 2006. ACM.
- [13] K. Trifunovic, A. Cohen, D. Edelsohn, F. Li, T. Grosser, H. Jagasia, R. Ladelsky, S. Pop, J. Sjödin, and R. Upadrasta. Graphite two years after: First lessons learned from real-world polyhedral compilation. In *GCC Research Opportunities Workshop (GROW'10)*, Pisa, Italy, Jan. 2010.
- [14] X. Zhuang, A. E. Eichenberger, Y. Luo, K. O'Brien, and K. O'Brien. Exploiting parallelism with Dependence-Aware scheduling. In *Parallel Architectures and Compilation Techniques, International Conference on*, pages 193–202, Los Alamitos, CA, USA, 2009. IEEE Computer Society.